

THYRISTORS

Silicon thyristors in metal envelopes, intended for power control and power switching applications. The series consists of reverse polarity types (anode to stud) identified by a suffix R: BTY87-400R to 800R.


QUICK REFERENCE DATA

	V_{DRM}/V_{RRM}	BTY87-400R	500R	600R	800R
		max.	400	500	600
Average on-state current		$I_T(AV)$	max.	16 A	
R.M.S. on-state current		$I_T(RMS)$	max.	25 A	
Non-repetitive peak on-state current		I_{TSM}	max.	140 A	

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-48: with 1/4 in x 28 UNF stud ($\phi 6,35$ mm).



Net mass: 14 g
 Diameter of clearance hole: max. 6,5 mm
 Accessories supplied on request: 56264A
 (mica washer, insulating ring, soldering tag)

Torque on nut: min. 1,7 Nm (17 kg cm)
 max. 3,5 Nm (35 kg cm)
 Supplied with the device:
 1 nut, 1 lock washer
 Nut dimensions across the flats: 11,1 mm

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Anode to cathode		BTY87-400R	500R	600R	800R
Non-repetitive peak off-state voltage ($t \leq 10$ ms)	V_{DSM}	max. 500	850	850	850 V
Non-repetitive peak reverse voltage ($t \leq 5$ ms)	V_{RSM}	max. 500	600	850	960 V
Repetitive peak voltages	V_{DRM}/V_{RRM}	max. 400	500	600	800 V
Crest working voltages	V_{DWM}/V_{RWM}	max. 400	500	600	800 V *
Average on-state current (averaged over any 20 ms period) up to $T_{mb} = 52$ °C at $T_{mb} = 85$ °C		$I_T(AV)$	max.	16	A
R.M.S. on-state current		$I_T(RMS)$	max.	25	A
Repetitive peak on-state current		I_{TRM}	max.	140	A
Non-repetitive peak on-state current; $t = 10$ ms; half sine-wave; $T_j = 125$ °C prior to surge; with reapplied V_{RWMmax}		I_{TSM}	max.	140	A
I^2t for fusing ($t = 10$ ms)		I^2t	max.	100	A ² s
Rate of rise of on-state current after triggering with $I_G = 325$ mA to $I_T = 50$ A		dI_T/dt	max.	20	A/ μ s
Gate to cathode					
Reverse peak voltage		V_{RGM}	max.	5	V
Average power dissipation (averaged over any 20 ms period)		$P_G(AV)$	max.	0,5	W
Peak power dissipation		P_{GM}	max.	5	W
Temperatures					
Storage temperature		T_{stg}	-55 to + 125 °C		
Junction temperature		T_j	max.	125	°C
THERMAL RESISTANCE					
From junction to mounting base		$R_{th j-mb}$	=	1,6	°C/W
From mounting base to heatsink with heatsink compound		$R_{th mb-h}$	=	0,2	°C/W
Transient thermal impedance ($t = 1$ ms)		$Z_{th j-mb}$	=	0,09	°C/W

OPERATING NOTE

The terminals should neither be bent nor twisted; they should be soldered into the circuit so that there is no strain on them.

During soldering the heat conduction to the junction should be kept to a minimum.

* To ensure thermal stability: $R_{th j-a} < 4,5$ °C/W (d.c. blocking) or < 9 °C/W (a.c.). For smaller heat-sinks $T_{j max}$ should be derated. For a.c. see Fig. 3.

CHARACTERISTICS

Anode to cathode

On-state voltage

$I_T = 50 \text{ A}; T_j = 25 \text{ }^\circ\text{C}$

$V_T < 3 \text{ V}^*$

Rate of rise of off-state voltage that will not trigger any device;

exponential method; $V_D = 2/3 V_{DRMmax}; T_j = 125 \text{ }^\circ\text{C}$

$dV_D/dt < 20 \text{ V}/\mu\text{s}$

Reverse current

$V_R = V_{RWMmax}; T_j = 125 \text{ }^\circ\text{C}$

$I_R < 3 \text{ mA}$

Off-state current

$V_D = V_{DWMmax}; T_j = 125 \text{ }^\circ\text{C}$

$I_D < 3 \text{ mA}$

Latching current; $T_j = 25 \text{ }^\circ\text{C}$

$I_L \text{ typ. } 20 \text{ mA}$

Holding current; $T_j = 25 \text{ }^\circ\text{C}$

$I_H \text{ typ. } 10 \text{ mA}$

Gate to cathode

Voltage that will trigger all devices

$V_D = 6 \text{ V}; T_j = 25 \text{ }^\circ\text{C}$

$V_{GT} > 3,5 \text{ V}$

Voltage that will not trigger any device

$V_D = V_{DRMmax}; T_j = 125 \text{ }^\circ\text{C}$

$V_{GD} < 200 \text{ mV}$

Current that will trigger all devices

$V_D = 6 \text{ V}; T_j = 25 \text{ }^\circ\text{C}$

$I_{GT} > 65 \text{ mA}$

Switching characteristics

Gate-controlled turn-on time ($t_{gt} = t_d + t_r$) when switched

from $V_D = 400 \text{ V}$ to $I_T = 50 \text{ A}; I_{GT} = 200 \text{ mA}; T_j = 25 \text{ }^\circ\text{C}$

$t_{gt} \text{ typ. } 2 \text{ } \mu\text{s}$




Fig. 2 Gate-controlled turn-on time definitions.

* Measured under pulse conditions to avoid excessive dissipation.

7Z62027




Fig. 3.

7Z07776.1




Fig. 4.




Fig. 5.




Fig. 6.




Fig. 7.




Fig. 8.




Fig. 9.




Fig. 10.




Fig. 11.